INTRODUCTION
Static synchronous compensator (STATCOM) using voltage source converter is a flexible ac transmission system (FACTS) device for generating or absorbing reactive power. With reactive power compensation in power system, voltage regulation and maximum power transmission can be achieved [1] - [13] .
Different kinds of STATCOMs have been tested and installed in many electrical networks during the past few decades [1] - [5] . Many kinds of multilevel converters, such as 1) diode-clamped converter, 2) flying-capacitor converter, 3) cascaded H-bridge converter [7] - [13] , modular multilevel converter (MMC) [14] - [17] , alternate arm converter (AAC) [18] - [20] , can be used as STATCOM. The multilevel structure provides redundancy and scalability. However, it requires a fairly large number of H-bridge sub-modules to reduce the harmonics and each sub-module requires a large DC capacitor. This paper proposes a novel STATCOM based on hybrid cascaded multilevel converter (HCMC), which is a newly introduced voltage-source converter [21] . As shown in Fig.1 , it has two key parts, i.e., the two-level converter and the wave-shaping circuit (WSC) containing cascaded H-bridge submodules. The two-level converter is arranged to operate at fundamental frequency with square-wave modulation, which reduces switching loss and simplifies dynamic voltage sharing along the series string of IGBTs [20] . The overall rating of the STATCOM is shared between the two-level converter and the wave-shaping circuit, with the result that fewer sub-modules are needed in the wave-shaping circuit in comparison with the cascaded H-bridge STATCOM. This is particularly beneficial in reducing the required number and rating of DC capacitors, which dominate the size and weight of the converters [21] . To achieve stable operation, the coordination and synchronization between the twolevel converter and the wave-shaping circuit are required. This paper focuses on the principle, control scheme of the proposed STATCOM and the sizing of the DC capacitors. The outline of this paper is organized as follows: The operation principle of the proposed STATCOM will be discussed in Section 2. Section 3 proposes a control scheme for this proposed STATCOM. Section 4 establishes the DC voltage ripple equations and the criterion for sizing the DC capacitors of the two-level converter and the wave-shaping circuit, respectively. Section 5 gives the comparison of the number of IGBTs and the number, size and stored energy of the DC capacitors between the proposed STATCOM and the cascaded H-bridge STATCOM. The feasibility of the HCMC-based STATCOM is verified by simulation results in Section 6. Section 7 concludes the paper.
PROPOSED STATCOM AND ITS OPERATION PRINCIPLE

Main Circuit Configuration
The three-phase main circuit configuration of the proposed STATCOM is illustrated in Fig.1 .
The WSC composed of the cascaded H-bridge sub-modules is placed on the AC side. Each arm of the two-level converter consists of series-connected IGBTs shown in Fig.1(a) . Fig.1(b) illustrates the Hbridge structure, whose output voltage UHB has three states: 1) +Uc; 2) -Uc; and 3) 0. Here, Uc is the rated voltage of the capacitor. This means each sub-module has three states in normal operation: 1) positively inserted (UHB = Uc); 2) negatively inserted (UHB =-Uc); and 3) bypassed (UHB = 0). 
Operation Principle
The two-level converter is arranged to operate at fundamental frequency (50 Hz) by using squarewave modulation, producing a square wave at its AC terminal. The wave-shaping circuit constructs multilevel output voltage and compensates the difference between the output of the two-level converter and the desired (sinusoidal) voltage. It operates as a series active power filter to attenuate the voltage harmonics produced by the two-level converter. Thus, the output voltage of HCMC is almost purely sinusoidal, making a significant improvement compared to the traditional two-level converter. in phase a, and L and R are the total equivalent AC inductance and resistance. From Fig.2 (a) , the basic characteristics of the STATCOM can be described as follows:
where Um denotes the phase voltage amplitude, va is the output voltage of the STATCOM of phase a, Im denotes the current amplitude, Ma denotes the switching factor which is determined by the states of the switches in the two-level converter, Udc is the voltage of the DC capacitor of the two-level converter, N is the number of H-bridge sub-modules per phase, Ucj (j=1,2,…,N) is the capacitor voltage of the jth H-bridge sub-module, and Gj is the switching function corresponding to the three operation states of the jth H-bridge sub-module ,i.e., positively inserted (Gj=1), negatively inserted (Gj=-1), and bypassed (Gj=0).
Analysis of Udc and N
When the number of the H-bridge sub-modules per phase N and the rated voltage of the H-bridge capacitors Uc are specified, the output voltage range of the cascaded H-bridge cells is determined as follow:
According to (1) , (3) and (4), neglecting the voltage drop on the inductor, uwa can be obtained as
Then, substituting (7) into (6), equation (6) 
In (8), Um is determined by the reactive power Q exchange between the STATCOM and the system. Therefore, if Udc and N satisfy (8), the proposed STATCOM can operate stably. However, this may lead to high voltage of the two-level converter and many H-bridge sub-modules. To achieve low system cost and high performance of the proposed STATCOM, the values of Udc and N need to be coordinated and optimized. In this paper, a method which can minimize the number of the H-bridge sub-modules is proposed.
Since three phases are identical under symmetrical conditions, phase a is taken as an example and the following equations are given.
The three-phase switching functions of the two-level converter are given by 10 () 02 
Regarding a fundamental cycle (0 ~ 2  ), summing (11-a) to (11- 
Thus, [ (9) - (12) 
Then, adding (11-a) to (13) 
According to (3), the voltage reference of WSC can be calculated by
To minimize the number of H-bridge in WSC, the maximum value of the voltage generated by WSC (18) 
Four curves of (18) Since harmonic components contribute nothing to the reactive power, only the fundamental frequency component is considered. 
Hence, 82.7% reactive power is handled by the two-level converter, while 17.3% is handled by the wave-shaping circuit.
CONTROL SCHEME
To achieve stable operation, the coordination and synchronization between the two-level converter and the wave-shaping circuit are required. Fig.4 shows the overall control scheme of the proposed STATCOM, which is based on decoupling control shown in [22] , which contains two parts,
i.e., control of the two-level converter and control of the wave-shaping circuit. 
Control of the Two-Level Converter
To achieve low switching frequency and low loss, square-wave modulation is adopted, which makes the two-level converter switch at fundamental frequency (50 Hz). The switch states of the two- To maintain the DC capacitor voltages stable, a slight phase difference between the system voltage and the STATCOM output voltage is needed to supply a small amount of active power to the STATCOM to compensate the devices losses. The PI regulator is adopted to regulate the DC capacitor voltage of the two-level converter, as shown in Fig.4(a) .
Control of the Wave-Shaping Circuit
According to (3), the output voltages uwj (j= a, b, c) of the wave-shaping circuit can be obtained as follows: 
As shown in Fig.4(b) , the reference output voltages u * wj (j= a, b, c) of the wave-shaping circuit can be calculated by
As shown in Fig.4(c 
where Uc_ave is the average voltage of DC capacitors of the three-phase H-bridge sub-modules, Uc_ave can be expressed by
In ( 
When Uc > Uc_ave, the real power ΔPj (ΔPj > 0) is required to inject into the wave-shaping circuit to increase the DC capacitor voltages to the rating Uc; When Uc < Uc_ave, the wave-shaping circuit should deliver real power -ΔPj (ΔPj < 0) to the system and the DC capacitor voltages will reduce to the rating Uc. Thus, the DC capacitor voltages of the wave-shaping circuit can be maintained by the controllers in Fig.4(b) and Fig.4(c) .
Additionally, due to many sub-modules in high-voltage applications, the nearest level modulation (NLM) [23] is adopted for the simplicity of the whole control system, shown as Fig. 6 , where RSF voltage balancing algorithm is illustrated in [24] . 
SIZING OF THE DC CAPACITORS
DC capacitors comprise a large part of the total system cost and physical size of a STATCOM.
Hence, optimal sizing of the DC capacitors is essential to reduce system cost, small physical size and high performance of the proposed STATCOM. In this section the DC voltage ripple equations and the criterion for sizing the DC capacitors of the two-level converter and the wave-shaping circuit are established respectively. According to (38) and (39), the waveform of idc is illustrated in Fig.7 . The cycle of the DC current idc is π/3. Thus, idc can be described as follows in the first cycle
Sizing of DC Capacitor in the Two
The behavior of the DC capacitor of the two-level converter is described as
According to (40) and (41), it is clear that the DC output voltage Udc includes a 6 th order harmonic component, as shown in Fig.7 . It can be derived as follows in the first cycle
where C1 is a constant. By solving (42), the DC capacitor peak-peak voltage ripple is obtained as
Once this ripple is specified, the size of the DC capacitor of the two-level converter can be calculated
Sizing of DC Capacitors in the Wave-Shaping Circuit
The behavior of the DC capacitor in the H-bridge sub-module is expressed by
where, Ch denotes the capacitance, uc denotes the capacitor voltage, swa denotes the switching function. According to (7), (21) and (22), the switching function can be expressed by 
where C2 is a constant. According to (49), the DC capacitor peak-peak voltage ripple of the H-bridge can be calculated by 
COMPARISON OF THE PROPOSED STATCOM AND THE CASCADED H-BRIDGE STATCOM
The proposed STATCOM combines the features and advantages of both the cascaded H-bridge 
Numbers of H-bridge Sub-Modules and IGBTs
Without redundant configuration, the number of the H-bridge sub-modules per phase of the According to (53) and (55), it can be seen that the number of H-bridge sub-modules of the proposed STATCOM is only 0.433 times that of the CHB STATCOM, while the number of the IGBTs or diodes reaches 1.08 times.
the Number, Size and Stored Energy of total Capacitors
As analyzed before, the number of DC capacitors per phase of the CHB STATCOM is Um/Uc, 
where _ HCMC STAT W , 1 W and 2 W denote the energy stored in the whole STATCOM, WSC and two-level converter, respectively.
Assume Δuc = 0.1Uc and ΔUdc = 0.1Udc, substituting (21), (22), (44) and (51) 
DC-Capacitor RMS Current
According to (40), the RMS current of the DC capacitor in the two-level converter can be obtained by 
The current through the DC capacitors of the cascaded H-bridge STATCOM, derived in paper [13] , can be calculated by 
The ratio of the DC-capacitor RMS current of the H-bridge sub-modules of the proposed STATCOM to the cascaded H-bridge STATCOM is derived as 
Power losses
The CHB STATCOM and the HCMC STATCOM will be analyzed comprehensively in terms of power losses including conduction loss and switching loss. Because it is very complex to analytically calculate the switching frequency of nearest level modulation (NLM), loss simulations of Infineon IGBT module (FF600R17ME4) are performed to compare the two topologies. According to the datasheet of FF600R17ME4, the conduction voltage and switching loss curves can be represented by linear function and quadratic function, respectively. Therefore, the conduction losses can be expressed by
Under the junction temperature 125 o C condition, the coefficients of (69) and (70) Table III , which can be seen that the total loss of CHB is a little larger than that of HCMC. The overall comparison is illustrated in Table IV , where it can be concluded that compared to the CHB STATCOM, the proposed STATCOM in this paper has much less number, smaller size and less energy stored in DC capacitors, while a slightly more numbers of IGBTs and a little larger capacitor current RMS. 
SIMULATION RESULTS
To verify the proposed topology and control strategy, a simulation of a ±50Mvar STATCOM connected to a 35kV grid is carried out on the time-domain simulation tool PSCAD/EMTDC. The number of H-bridge sub-modules per phase is set to be 15 while the rated voltage of each H-bridge sub-module is 900V. The main circuit parameters and controller parameters are listed in Table V and   Table VI , respectively. The switching frequency of the IGBTs in the WSC is more or less 300Hz (see Fig.10(a) ), while the switching frequency of the IGBTs in the two-level converter is 50Hz (see Fig.10(b) ) as analyzed before. the actual reactive power can track the command reference very well (see Fig.11(a) ]. This simulation result demonstrates the extremely fast dynamic response of the proposed STATCOM. Fig.11(b) shows the output voltage of STATCOM in phase a. It can be seen that the magnitude of the output voltage becomes smaller after 0.5 s for the reactive power change. As depicted in Fig.11(c) , the system current leads the system voltage by 90°before 0.5 s and the system current lags the system voltage by 90°after 0.5 s. Fig.11(d) illustrates the decrease of voltage generated by the wave-shaping circuit in phase a due to the decrease of the output voltage. 
